The Design of Parallel Solid Voxelization Based on Multi-Processor Pipeline by Program Slicing
نویسندگان
چکیده
— This paper presents a new design for parallel solid voxelization using the multi-processor pipeline by slicing the program by forced interrupts. The proposed system provides a simple and effective solution to the on-the-fly parallel solid voxelization by relocating the portions of incoming data from processor to processor. It does not need conventional complicated parallel computing methods, such as load balancing, scheduling etc. This is exactly the advantage of this proposed system. Furthermore, the system only requires practically the same software as ordinary sequential solid voxelization algorithm. In this paper, the general parallel solid voxelization algorithm is summarized as apposed to the general sequential solid voxelization algorithm. The proposed system and the principle of parallel solid voxelization by multi-processor pipeline will be described and discussed in detail. In the end, the conclusions and future work are addressed.
منابع مشابه
A Multi-Core Pipelined Architecture for Parallel Computing
Parallel programming on multi-core processors has become the industry’s biggest software challenge. This paper proposes a novel parallel architecture for executing sequential programs using multi-core pipelining based on program slicing by a new memory/cache dynamic management technology. The new architecture is very suitable for processing large geospatial data in parallel without parallel pro...
متن کاملEnhancing the performance of decoupled software pipeline through backward slicing
The rapidly increasing number of cores available in multicore processors does not necessarily lead directly to a commensurate increase in performance: programs written in conventional languages, such as C, need careful restructuring, preferably automatically, before the benefits can be observed in improved run-times. Even then, much depends upon the intrinsic capacity of the original program fo...
متن کاملUltra-Low-Energy DSP Processor Design for Many-Core Parallel Applications
Background and Objectives: Digital signal processors are widely used in energy constrained applications in which battery lifetime is a critical concern. Accordingly, designing ultra-low-energy processors is a major concern. In this work and in the first step, we propose a sub-threshold DSP processor. Methods: As our baseline architecture, we use a modified version of an existing ultra-low-power...
متن کاملHybrid Computational Voxelization Using the Graphics Pipeline
This paper presents an efficient computational voxelization approach that utilizes the graphics pipeline. Our approach is hybrid in that it performs a precise gap-free computational voxelization, employs fixed-function components of the GPU, and utilizes the stages of the graphics pipeline to improve parallelism. This approach makes use of the latest features of OpenGL and fully supports both c...
متن کاملPaper Special Issue on Novel Vlsi Processor Architecture Processor Pipeline Design for Fast Network Message Han- Dling in Rwc-1 Multiprocessor
In this paper we describe the pipeline design and enhanced hardware for fast message handling in a RICA-1 processor, a processing element (PE) in the RWC-1 multiprocessor. The RWC-1 is based on the reduced inter-processor communication architecture (RICA), in which communications are combined with computation in the processor pipeline. The pipeline is enhanced with hardware mechanisms to suppor...
متن کامل